
- Designed for Digital Data Transmission Over Coaxial Cable, Strip Line, or Twisted Pair
- Designed for Operation With 50- Ω to 500- Ω Transmission Lines
- TTL Compatible
- Single 5-V Supply
- Built-Input Threshold Hysteresis
- High-Speed . . . Typical Propagation Delay Time = 20 ns
- Independent Channel Strobes
- Input Gating Increases Application Flexibility
- Fanout to 10 Series 54/74 Standard Loads
- Can Be Used With Dual Line Drivers SN55121 and SN75121
- Interchangeable With Signetics N8T14


description

The N8T14, SN55122, and SN75122 are triple line receivers that are designed for digital data transmission over lines having impedances from 50 Ω to 500 Ω . They are also compatible with standard TTL-logic and supply voltage levels.

SN55122...J PACKAGE N8T14, SN75122...D OR N PACKAGE (TOP VIEW)



SN55122...FK PACKAGE




NC-No internal connection

THE N8T14 AND SN75122 ARE NOT RECOMMENDED FOR NEW DESIGN

The N8T14, SN55122, and SN75122 have receiver inputs with built-in hysteresis to provide increased noise margin for single-ended systems. The high impedance of this input presents a minimum load to the driver and allows termination of the transmission line in its characteristic impedance to minimize line reflection. An open line will affect the receiver input as would a low-level voltage. The receiver can withstand a level of $-0.15 \, \text{V}$ with power on or off. The other inputs are in TTL configuration. The S input must be high to enable the receiver input. Two of the line receivers have A and B inputs that, if both are high, will hold the output low. The third receiver has only an A input that, if high, will hold the output low.

The SN55122 is characterized for operation over the full military temperature range of -55° C to 125° C. The N8T14 and SN75122 are characterized for operation from 0°C to 70°C.


logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the D, J, and N packages.

logic diagram




FUNCTION TABLE

	INP	JTS		OUTPUT
Α	B‡	R	S	Υ
Н	Н	Χ	Х	L
X	Χ	L	Н	L
L	X	Н	X	Н
L	X	Χ	L	Н
Χ	L	Н	X	Н
Х	L	X	L	н

B input and last two lines of the function table are applicable to receivers 1 and 2 only.

H = high level, L = low level, X = irrelevant

schematic diagram (each receiver)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)		6 V
Input voltage: R input		6 V
A, B, or S input		5.5 V
Output voltage		
Output current		±100 mA
Continuous total power dissipation (see	e Note 2)	See Dissipation Rating Table
Operating free-air temperature range:	SN55122	–55°C to 125°C
	N8T14, SN75122	0°C to 70°C
Storage temperature range		65°C to 150°C
Case temperature for 60 seconds: FK p	•	
Lead temperature 1,6 mm (1/16 inch) fi		
Lead temperature 1,6 mm (1/16 inch) fi	rom case for 10 seconds: D or N packa	ge 260°C

The SN55122 chips are alloy mounted, and the SN75122 chips are glass mounted. DISSIPATION RATING TABLE

NOTES: 1. Voltage values are with respect to network ground terminal.

PACKAGE	$T_{\mbox{A}} \le 25^{\circ}\mbox{C}$ POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 125°C POWER RATING
D	950 mW	7.6 mW/°C	608 mW	-
FK	1375 mW	11.0 mW/°C	880 mW	275 mW
J	1375 mW	11.0 mW/°C	880 mW	275 mW
N	1150 mW	9.2 mW/°C	736 mW	_



recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	4.75	5	5.25	V	
High-level input voltage, VIH	A, B, R, or S	2			V
Low-level input voltage, V _{IL}	A, B, R, or S			8.0	V
High-level output current, IOH			-500	μΑ	
Low-level output current, IOL			16	mA	
Operating free-air temperature, Тд	SN55122	-55		125	°C
Operating free-all temperature, 14	SN75122			70	

electrical characteristics over recommended operating free-air temperature, V_{CC} = 4.75 V to 5.25 V (unless otherwise noted)

PARAMETER			TEST CONDITIONS			MIN	TYP†	MAX	UNIT
V _{hys}	Hysteresis (V _{T+} – V _{T-})	R	$V_{CC} = 5 V$,	T _A = 25°C,	See Figures 2 and 4	0.3	0.6		V
VIK	Input clamp voltage	A, B, or S	$V_{CC} = 5 V$,	$I_I = -12 \text{ mA}$				-1.5	V
V _{I(BR)}	Input breakdown voltage	A, B, or S	$V_{CC} = 5 V$,	I _I = 10 mA		5.5			V
			V _{IH} = 2 V,	$V_{IL} = 0.8 V$,	$I_{OH} = -500 \mu A$	2.6			
VOH	V _{OH} High-level output voltage		$V_{I(A)} = 0,$ $V_{I(R)} = 1.45 \text{ V},$	$V_{I(B)} = 0,$ $I_{OH} = -500 \mu A,$	$V_{I(S)} = 2 V$, See Note 3	2.6			V
V _{OL} Low-level output voltage		V _{IH} = 2 V,	V _{IL} = 0.8 V,	I _{OL} = 16 mA			0.4		
		$V_{I(A)} = 0,$ $V_{I(R)} = 1.45 \text{ V},$	$V_{I(B)} = 0,$ $I_{OL} = 16 \text{ mA},$	V _{I(S)} = 2 V, See Note 4			0.4	V	
1	A, B, or S		V _I = 4.5 V					40	
lін	High-level input current	R	V _I = 3.8 V					170	μΑ
Iμ	Low-level input current	A, B, or S	V _I = 0.4 V,	V _{IR} = 0.8 V		-0.1		-1.6	mA
IOS [‡] Short-circuit output current		$V_{CC} = 5 V$,	T _A = 25°C		-50		-100	mA	
I _{CCH} High-level supply current		$V_{CC} = MAX$,	All inputs at 0.8	V, Outputs open			72	mA	
		$V_{CC} = MAX$,	All inputs at 2 V,	Outputs open			100	mA	

[†] All typical values are at $V_{CC} = 5 \text{ V}$ and $T_A = 25^{\circ}\text{C}$.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output from R input	Coo Figure 1		20	30	no
tPHL	Propagation delay time, high-to-low-level output from R input	See Figure 1		20	30	ns

[‡] Not more than one output should be shorted at a time, and duration of the short circuit should not exceed one second.

NOTES: 3. The receiver input is high immediately before being reduced to 1.45 V.

^{4.} The receiver input is low immediately before being increased to 1.45 V.

PARAMETER MEASUREMENT INFORMATION



NOTES: A. The pulse generator has the following characteristics: $Z_O = 50 \ \Omega$, $t_W = 200 \ ns$, duty cycle = 50%, PRR \leq 500 kHz. B. C_L includes probe and jig capacitance.

Figure 1. Test Circuit and Voltage Waveforms

TYPICAL CHARACTERISTICS




Figure 2

APPLICATION INFORMATION





Figure 3. Single-Ended Party Line Circuits



NOTE: The high gain and built-in hysteresis of the SN55122 and SN75122 line receivers enable them to be used as Schmitt triggers in squaring pulses.

Figure 4. Pulse Squaring





PACKAGE OPTION ADDENDUM

17-Mar-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins P	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN75122D	OBSOLETE	SOIC	D	16		TBD	Call TI	Call TI			
SN75122N	OBSOLETE	PDIP	N	16		TBD	Call TI	Call TI	0 to 70		

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.






17-Mar-2017

D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



NOTES:


- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.

