

TC74HC356AP/AF

8-CHANNEL MULTIPLEXER WITH INPUT REGISTER

The TC74HC356A is a high speed CMOS 8-CHANNEL MULTIPLEXER fabricated with silicon gate C² MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

This device contains an 8 channel digital multiplexer with an 8-bit input data register(D0~D7), a 3-bit address input register(S0~S2)and 3-state outputs.

Data from one of the eight inputs will be shifted onto the Y output (non-inverted)and the W output (inverted) pins as determined by the address data.


Its outputs go into a high-impedance state when either G1 or G2 is held high or G3 is held low.

In the TC74HC356A, the data is stored into the 8-bit flip-flop at the positive going transition of the clock input (CLOCK).

All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:

- High Speed $t_{pd}=25\text{ns}(\text{typ.})$ at $V_{CC}=5\text{V}$
- Low Power Dissipation $I_{CC}=4\mu\text{A}(\text{Max.})$ at $T_a=25^\circ\text{C}$
- High Noise Immunity $V_{NH}=V_{NL}=28\%$ $V_{CC}(\text{Min.})$
- Output Drive Capability 15 LSTTL Loads
- Symmetrical Output Impedance ... $|I_{OH}|=I_{OL}=6\text{mA}(\text{Min.})$
- Balanced Propagation Delays ... $t_{PLH}=t_{PHL}$
- Wide Operating Voltage Range ... $V_{CC}(\text{opr})=2\text{V}\sim6\text{V}$
- Pin and Function Compatible with 74LS356




PIN ASSIGNMENT

D7	1	20	Vcc
D6	2	19	Y
D5	3	18	W
D4	4	17	G3
D3	5	16	G2
D2	6	15	G1
D1	7	14	S0
D0	8	13	S1
CLOCK	9	12	S2
GND	10	11	SC

(TOP VIEW)

IEC LOGIC SYMBOL



ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V _{CC}	-0.5 ~ 7	V
DC Input Voltage	V _{IN}	-0.5 ~ V _{CC} +0.5	V
DC Output Voltage	V _{OUT}	-0.5 ~ V _{CC} +0.5	V
Input Diode Current	I _{IK}	±20	mA
Output Diode Current	I _{OK}	±20	mA
DC Output Current	I _{OLT}	±35	mA
DC V _{CC} /Ground Current	I _{CC}	±75	mA
Power Dissipation	P _D	500(DIP)*/180(SOIC)	mW
Storage Temperature	T _{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T _L	300	°C

*500mW in the range of Ta=-40°C~65°C. From Ta=65°C to 85°C a derating factor of -10mW/°C shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V _{CC}	2 ~ 6	V
Input Voltage	V _{IN}	0 ~ V _{CC}	V
Output Voltage	V _{OUT}	0 ~ V _{CC}	V
Operating Temperature	T _{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t _r , t _f	0 ~ 1000(V _{CC} =2.0V) 0 ~ 500(V _{CC} =4.5V) 0 ~ 400(V _{CC} =6.0V)	ns

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40 ~ 85°C		UNIT	
			V _{CC}	MIN.	TYP.	MAX.	MIN.	MAX.	
High-Level Input Voltage	V _{IH}		2.0	1.5	—	—	1.5	—	V
			4.5	3.15	—	—	3.15	—	
			6.0	4.2	—	—	4.2	—	
Low-Level Input Voltage	V _{IL}		2.0	—	—	0.5	—	0.5	V
			4.5	—	—	1.35	—	1.35	
			6.0	—	—	1.8	—	1.8	
High-Level Output Voltage	V _{OH}	V _{IN} = V _{IH} or V _{IL}	I _{OH} = -20 μA	2.0	1.9	2.0	—	1.9	V
				4.5	4.4	4.5	—	4.4	
				6.0	5.9	6.0	—	5.9	
		I _{OL} = -6 mA I _{OL} = -7.8mA	I _{OH} = -6 mA	4.5	4.18	4.31	—	4.13	
				6.0	5.68	5.80	—	5.63	
			I _{OL} = 6 mA	2.0	—	0.0	0.1	—	
Low-Level Output Voltage	V _{OL}	V _{IN} = V _{IH} or V _{IL}	I _{OL} = 20 μA	4.5	—	0.0	0.1	—	V
				6.0	—	0.0	0.1	—	
		I _{OL} = 6 mA I _{OL} = 7.8mA	I _{OL} = 6 mA	4.5	—	0.17	0.26	—	
				6.0	—	0.18	0.26	—	
3-State Output Off-State Current	I _{OZ}	V _{IN} = V _{IH} or V _{IL} V _{OLT} = V _{CC} or GND	6.0	—	—	±0.5	—	±5.0	μA
Input Leakage Current	I _{IN}	V _{IN} = V _{CC} or GND	6.0	—	—	±0.1	—	±1.0	
Quiescent Supply Current	I _{CC}	V _{IN} = V _{CC} or GND	6.0	—	—	4.0	—	40.0	

TRUTH TABLE

SELECT #			CLOCK	INPUTS			OUTPUTS	
S2	S1	S0		G1	G2	G3	W	Y
X	X	X	X	H	X	X	Z	Z
X	X	X	X	X	H	X	Z	Z
X	X	X	X	X	X	L	Z	Z
L	L	L		L	L	H	<u>D0</u>	D0
L	L	L		L	L	H	<u>D0n</u>	D0n
L	L	H		L	L	H	<u>D1</u>	D1
L	L	H		L	L	H	<u>D1n</u>	D1n
L	H	L		L	L	H	<u>D2</u>	D2
L	H	L		L	L	H	<u>D2n</u>	D2n
L	H	H		L	L	H	<u>D3</u>	D3
L	H	H		L	L	H	<u>D3n</u>	D3n
H	L	L		L	L	H	<u>D4</u>	D4
H	L	L		L	L	H	<u>D4n</u>	D4n
H	L	H		L	L	H	<u>D5</u>	D5
H	L	H		L	L	H	<u>D5n</u>	D5n
H	H	L		L	L	H	<u>D6</u>	D6
H	H	L		L	L	H	<u>D6n</u>	D6n
H	H	H		L	L	H	<u>D7</u>	D7
H	H	H		L	L	H	<u>D7n</u>	D7n


X:Don't care

Z:High Impedance

D0n.....D7: The level of steady-state inputs at inputs D0 through D7, respectively, before the most recent "L" to "H" transition of data control.

#:This column shows the input address setup with SC low.

SYSTEM DIAGRAM



AC ELECTRICAL CHARACTERISTICS (Input $t_r = t_f = 6\text{ns}$)

PARAMETER	SYMBOL	TEST CONDITION	V _{CC}	Ta=25°C		Ta=-40~85°C	UNIT
				TYP.	LIMIT	LIMIT	
Minimum Pulse Width (CLOCK)	$t_W(H)$		2.0	—	75	95	ns
			4.5	—	15	19	
			6.0	—	13	16	
Minimum Pulse Width (SC)	$t_W(L)$		2.0	—	75	95	ns
			4.5	—	15	19	
			6.0	—	13	16	
Minimum Set-up Time (Dn)	t_S		2.0	—	50	65	ns
			4.5	—	10	13	
			6.0	—	9	11	
Minimum Set-up Time (Sn)	t_S		2.0	—	50	65	ns
			4.5	—	10	13	
			6.0	—	9	11	
Minimum Hold Time (Dn)	t_h		2.0	—	5	5	ns
			4.5	—	5	5	
			6.0	—	5	5	
Minimum Hold Time (Sn)	t_h		2.0	—	5	5	ns
			4.5	—	5	5	
			6.0	—	5	5	
Clock Frequency	f		2.0	—	6	5	MHz
			4.5	—	31	24	
			6.0	—	36	28	

AC ELECTRICAL CHARACTERISTICS (Input $t_r = t_f = 6\text{ns}$)

PARAMETER	SYMBOL	TEST CONDITION	CL	V _{CC}	Ta=25°C			Ta=-40~85°C		UNIT
					MIN.	TYP.	MAX.	MIN.	MAX.	
Output Transition Time	t_{THH}		50	2.0	—	25	60	—	75	ns
	t_{TLL}			4.5	—	7	12	—	15	
				6.0	—	6	11	—	13	
Propagation Delay Time (CLOCK-Y,W)	t_{PLH}		50	2.0	—	99	240	—	300	ns
	t_{PHL}			4.5	—	28	48	—	60	
				6.0	—	22	41	—	51	
	t_{PLH}		150	2.0	—	117	280	—	350	
	t_{PHL}			4.5	—	33	56	—	70	
				6.0	—	26	48	—	60	
Propagation Delay Time (Sn-Y,W)	t_{PLH}		50	2.0	—	111	260	—	325	ns
	t_{PHL}			4.5	—	32	52	—	65	
				6.0	—	24	44	—	55	
	t_{PLH}		150	2.0	—	128	300	—	375	
	t_{PHL}			4.5	—	37	60	—	75	
				6.0	—	28	51	—	64	
Propagation Delay Time (SC-Y,W)	t_{PLH}		50	2.0	—	115	270	—	340	ns
	t_{PHL}			4.5	—	33	54	—	68	
				6.0	—	25	46	—	58	
	t_{PLH}		150	2.0	—	132	310	—	390	
	t_{PHL}			4.5	—	38	62	—	78	
				6.0	—	29	53	—	66	
Output Enable time	t_{PZL}	$R_L = 1\text{k}\Omega$	50	2.0	—	48	125	—	155	pF
	t_{PZI}			4.5	—	14	25	—	31	
			150	2.0	—	65	165	—	205	
				4.5	—	19	33	—	41	
				6.0	—	15	28	—	35	
Output Disable time	t_{PZL}	$R_L = 1\text{k}\Omega$	50	2.0	—	43	155	—	195	pF
	t_{PZI}			4.5	—	18	31	—	39	
				6.0	—	16	26	—	33	
Maximum Clock Frequency	f _{MAX}		50	2.0	6	20	—	5	—	pF
				4.5	31	80	—	24	—	
				6.0	36	32	—	28	—	
Input Capacitance	C _{IN}				—	5	10	—	10	
Output Capacitance	C _{OUT}				—	10	—	—	—	
Power Dissipation Capacitance	C _{PD(I)}				—	59	—	—	—	

Note(1): C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC \text{ avg}} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$