

TC74HC356P/AF

8-CHANNEL MULTIPLEXER WITH INPUT REGISTER

The TC74HC356A is a high speed CMOS 8-CHANNEL MULTIPLEXER fabricated with silicon gate C² MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

This device contains an 8 channel digital multiplexer with an 8-bit input data register(D0~D7), a 3-bit address input register(S0~S2) and 3-state outputs.

Data from one of the eight inputs will be shifted onto the Y output (non-inverted) and the W output (inverted) pins as determined by the address data.


Its outputs go into a high-impedance state when either G1 or G2 is held high or G3 is held low.

In the TC74HC356A, the data is stored into the 8-bit flip-flop at the positive going transition of the clock input (CLOCK).

All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:

- High Speed $t_{pd} = 25\text{ns}(\text{typ.})$ at $V_{CC} = 5\text{V}$
- Low Power Dissipation $I_{CC} = 4\mu\text{A}(\text{Max.})$ at $T_a = 25^\circ\text{C}$
- High Noise Immunity $V_{NIH} = V_{NIL} = 28\% V_{CC}(\text{Min.})$
- Output Drive Capability 15 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}| = I_{OL} = 6\text{mA}(\text{Min.})$
- Balanced Propagation Delays $t_{PLH} = t_{PHL}$
- Wide Operating Voltage Range $V_{CC}(\text{opr}) = 2\text{V} \sim 6\text{V}$
- Pin and Function Compatible with 74LS356




PIN ASSIGNMENT

D7	1	20	V _{CC}
D6	2	19	Y
D5	3	18	W
D4	4	17	G ₃
D3	5	16	G ₂
D2	6	15	G ₁
D1	7	14	S ₀
D0	8	13	S ₁
CLOCK	9	12	S ₂
GND	10	11	SC

(TOP VIEW)

IEC LOGIC SYMBOL



TC74HC356P/AF-1

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC} + 0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC} + 0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OLT}	±35	mA
DC V_{CC} /Ground Current	I_{CC}	±75	mA
Power Dissipation	P_D	500(DIP)*/180(SOIC)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^\circ\text{C} \sim 65^\circ\text{C}$. From $T_a = 65^\circ\text{C}$ to 85°C a derating factor of -10mW/°C shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000 ($V_{CC} = 2.0\text{V}$)	ns
		0 ~ 500 ($V_{CC} = 4.5\text{V}$)	
		0 ~ 400 ($V_{CC} = 6.0\text{V}$)	

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a = 25^\circ\text{C}$			$T_a = -40 \sim 85^\circ\text{C}$		UNIT		
			V_{CC}	MIN.	TYP.	MAX.	MIN.		MAX.	
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -20 \mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
				6.0	5.9	6.0	-	5.9	-	
				4.5	4.18	4.31	-	4.13	-	
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 20 \mu\text{A}$	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
				4.5	-	0.17	0.26	-	0.33	
3-State Output Off-State Current	I_{OZ}	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{OUT} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	±0.5	-	±5.0	μA	
			6.0	-	-	±0.1	-	±1.0		
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	±0.1	-	±1.0	μA	
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	4.0	-	40.0		

TC74HC356AP/AF-2

544

TRUTH TABLE

SELECT #			INPUTS				OUTPUTS	
S2	S1	S0	CLOCK	OUTPUT ENABLES			W	Y
				G1	G2	G3		
X	X	X	X	H	X	X	Z	Z
X	X	X	X	X	H	X	Z	Z
X	X	X	X	X	X	L	Z	Z
L	L	L	#	L	L	H	D0	D0
L	L	L	#	L	L	H	D0n	D0n
L	L	H	#	L	L	H	D1	D1
L	L	H	#	L	L	H	D1n	D1n
L	H	L	#	L	L	H	D2	D2
L	H	L	#	L	L	H	D2n	D2n
L	H	H	#	L	L	H	D3	D3
L	H	H	#	L	L	H	D3n	D3n
H	L	L	#	L	L	H	D4	D4
H	L	L	#	L	L	H	D4n	D4n
H	L	H	#	L	L	H	D5	D5
H	L	H	#	L	L	H	D5n	D5n
H	H	L	#	L	L	H	D6	D6
H	H	L	#	L	L	H	D6n	D6n
H	H	H	#	L	L	H	D7	D7
H	H	H	#	L	L	H	D7n	D7n


X: Don't care

Z: High Impedance

D0n.....D7n: The level of steady-state inputs at inputs D0 through D7, respectively, before the most recent "L" to "H" transition of data control.

#: This column shows the input address setup with \overline{SC} low.

SYSTEM DIAGRAM



TC74HC356AP/AF-4

546

AC ELECTRICAL CHARACTERISTICS (Input $t_r = t_f = 6\text{ns}$)

PARAMETER	SYMBOL	TEST CONDITION	V _{CC}	Ta=25°C		Ta=-40~85°C	UNIT
				TYP.	LIMIT	LIMIT	
Minimum Pulse Width (CLOCK)	$t_{W(H)}$ $t_{W(L)}$		2.0	—	75	95	ns
			4.5	—	15	19	
			6.0	—	13	16	
Minimum Pulse Width (SC)	$t_{W(L)}$		2.0	—	75	95	
			4.5	—	15	19	
			6.0	—	13	16	
Minimum Set-up Time (Dn)	t_S		2.0	—	50	65	
			4.5	—	10	13	
			6.0	—	9	11	
Minimum Set-up Time (Sn)	t_S		2.0	—	50	65	
			4.5	—	10	13	
			6.0	—	9	11	
Minimum Hold Time (Dn)	t_H		2.0	—	5	5	
			4.5	—	5	5	
			6.0	—	5	5	
Minimum Hold Time (Sn)	t_H		2.0	—	5	5	
			4.5	—	5	5	
			6.0	—	5	5	
Clock Frequency	f		2.0	—	6	5	MHz
			4.5	—	31	24	
			6.0	—	36	28	

AC ELECTRICAL CHARACTERISTICS (Input $t_r = t_f = 6ns$)

PARAMETER	SYMBOL	TEST CONDITION	CL	V _{CC}	T _a =25°C			T _a =-40~85°C		UNIT
					MIN.	TYP.	MAX.	MIN.	MAX.	
Output Transition Time	t _{THH} t _{TLL}		50	2.0	-	25	60	-	75	ns
				4.5	-	7	12	-	15	
				6.0	-	6	11	-	13	
Propagation Delay Time (CLOCK-Y,W)	t _{PHH} t _{PHL}		50	2.0	-	99	240	-	300	
				4.5	-	28	48	-	60	
				6.0	-	22	41	-	51	
			150	2.0	-	117	280	-	350	
				4.5	-	33	56	-	70	
				6.0	-	26	48	-	60	
Propagation Delay Time (Sn-Y,W)	t _{PLH} t _{PIL}		50	2.0	-	111	260	-	325	
				4.5	-	32	52	-	65	
				6.0	-	24	44	-	55	
			150	2.0	-	128	300	-	375	
				4.5	-	37	60	-	75	
				6.0	-	28	51	-	64	
Propagation Delay Time (SC-Y,W)	t _{PHH} t _{PIL}		50	2.0	-	115	270	-	340	
				4.5	-	33	54	-	68	
				6.0	-	25	46	-	58	
			150	2.0	-	132	310	-	390	
				4.5	-	38	62	-	78	
				6.0	-	29	53	-	66	
Output Enable time	t _{PZL} t _{PZ1}	R _L = 1 k Ω	50	2.0	-	48	125	-	155	
				4.5	-	14	25	-	31	
				6.0	-	11	21	-	26	
			150	2.0	-	65	165	-	205	
				4.5	-	19	33	-	41	
				6.0	-	15	28	-	35	
Output Disable time	t _{PZ} t _{PZ}	R _L = 1 k Ω	50	2.0	-	43	155	-	195	
				4.5	-	18	31	-	39	
				6.0	-	16	26	-	33	
Maximum Clock Frequency	f _{MAX}		50	2.0	6	20	-	5	-	
				4.5	31	80	-	24	-	
				6.0	36	32	-	28	-	
Input Capacitance	C _{IN}				-	5	10	-	10	pF
Output Capacitance	C _{OUT}				-	10	-	-	-	
Power Dissipation Capacitance	CPD(1)				-	59	-	-	-	

Note(1): CPD is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(ave)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$