

TC74HC4022AP/AF

OCTAL COUNTER/DIVIDER

The TC74HC4022A is a high speed CMOS OCTAL COUNTER DIVIDER fabricated with silicon gate C² MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. It contains 4-stage divided-by-8 Johnson counter with 8 decoded output(Q0-Q7) and carry-out bit.

This counter is advanced on the positive edge of clock signal when CLOCK ENABLE input is held low, or it is advanced on the negative edge of clock enable signal when CLOCK input is held high, and the selected one of eight outputs goes high. Holding high the CLEAR input, this counter is cleared to its zero state without regard to the other input conditions.

All inputs are equipped with protection circuits against static discharge or transient excess voltage.


FEATURES:

- High Speed $f_{MAX}=57\text{MHz}(\text{typ.})$ at $V_{CC}=5\text{V}$
- Low Power Dissipation $I_{CC}=4\mu\text{A}(\text{Max.})$ at $T_a=25^\circ\text{C}$
- High Noise Immunity $V_{NIH}=V_{NIL}=28\%V_{CC}(\text{Min.})$
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}|=I_{OL}=4\text{mA}(\text{Min.})$
- Balanced Propagation Delays $t_{PLH}\approx t_{PHL}$
- Wide Operating Voltage Range $V_{CC}(\text{opr})=2\text{V}\sim 6\text{V}$
- Pin and Function Compatible with 4022B


TRUTH TABLE

INPUTS			DECODE OUTPUT(H)
CLOCK	$\overline{\text{CE}}$	CLEAR	
X	X	H	Q ₀
L	X	L	Q _n
X	H	L	Q _n
	L	L	Q _{n+1}
	L	L	Q _n
H		L	Q _n
H		L	Q _{n+1}


X: Don't Care
Q_n: NO CHANGE



PIN ASSIGNMENT




IEC LOGIC SYMBOL




TC74HC4022AP/AF-1

SYSTEM DIAGRAM



TIMING CHART



TC74HC4022AP/AF-2

748

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±25	mA
DC V_{CC} /Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500(DIP)*/180(SOIC)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^\circ\text{C} \sim 65^\circ\text{C}$. From $T_a = 65^\circ\text{C}$ to 85°C a derating factor of $-10\text{mW}/^\circ\text{C}$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000($V_{CC}=2.0\text{V}$)	ns
		0 ~ 500($V_{CC}=4.5\text{V}$)	
		0 ~ 400($V_{CC}=6.0\text{V}$)	

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a=25^\circ\text{C}$				$T_a=-40 \sim 85^\circ\text{C}$		UNIT	
			V_{CC}	MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -20 \mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
				6.0	5.9	6.0	-	5.9	-	
				4.5	4.18	4.31	-	4.13	-	
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 20 \mu\text{A}$	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
				4.5	-	0.17	0.26	-	0.33	
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	±0.1	-	±1.0	μA	
			6.0	-	-	4.0	-	40.0		
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	4.0	-	40.0	μA	

TIMING REQUIREMENTS (Input $t_r=t_f=6\text{ns}$)

PARAMETER	SYMBOL	TEST CONDITION	V_{CC}	$T_a=25^\circ\text{C}$		$T_a=-40\sim 85^\circ\text{C}$	UNIT	
				TYP.	LIMIT	LIMIT		
Minimum Pulse Width (CLOCK)	$t_{W(L)}$ $t_{W(H)}$		2.0	—	75	95	ns	
			4.5	—	15	19		
			6.0	—	13	16		
Minimum Pulse Width (CLEAR)	$t_{W(H)}$		2.0	—	75	95		
			4.5	—	15	19		
			6.0	—	13	16		
Minimum Set-up Time	t_s		2.0	—	0	0		
			4.5	—	0	0		
			6.0	—	0	0		
Minimum Hold Time	t_h		2.0	—	75	95		
			4.5	—	15	19		
			6.0	—	13	16		
Minimum Removal Time (CLEAR)	t_{rem}		2.0	—	50	65		
			4.5	—	10	13		
			6.0	—	9	11		
Clock Frequency	f		2.0	—	6	5		MHz
			4.5	—	31	25		
			6.0	—	36	29		

AC ELECTRICAL CHARACTERISTICS ($C_L=15\text{pF}$, $V_{CC}=5\text{V}$, $T_a=25^\circ\text{C}$)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Transition Time	t_{TLH}		—	4	8	ns
	t_{THL}					
Propagation Delay Time (CLOCK, $\overline{\text{CE}}$ -Q, CARRY)	t_{pLH}		—	17	27	
	t_{pHL}					
Propagation Delay Time (CLEAR-Q, CARRY)	t_{pLH}		—	15	25	
	t_{pHL}					
Maximum Clock Frequency	f_{MAX}		33	57	—	MHz

AC ELECTRICAL CHARACTERISTICS ($C_L=50\text{pF}$, Input $t_r=t_f=6\text{ns}$)

PARAMETER	SYMBOL	TEST CONDITION	V_{CC}	$T_a=25^\circ\text{C}$			$T_a=-40\sim 85^\circ\text{C}$		UNIT	
				MIN.	TYP.	MAX.	MIN.	MAX.		
Output Transition Time	t_{TLH} t_{THL}		2.0	—	30	75	—	95	ns	
			4.5	—	8	15	—	19		
			6.0	—	7	13	—	16		
Propagation Delay Time (CLOCK, $\overline{\text{CE}}$ -Q, CARRY)	t_{pLH} t_{pHL}		2.0	—	71	160	—	200		
			4.5	—	21	32	—	40		
			6.0	—	16	27	—	34		
Propagation Delay Time (CLEAR-Q, CARRY)	t_{pLH} t_{pHL}		2.0	—	69	145	—	180		
			4.5	—	19	29	—	36		
			6.0	—	15	25	—	31		
Maximum Clock Frequency	f_{MAX}		2.0	6	11	—	5	—		MHz
			4.5	31	51	—	25	—		
			6.0	36	63	—	29	—		
Input Capacitance	C_{IN}		—	5	10	—	10	pF		
Power Dissipation Capacitance	$C_{PD(1)}$		—	53	—	—	—			

Note(1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(avo)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$

TC74HC4022AP/AF-4
750